1

2

3

4

5

б

7

8

9

10

11

12

13

14

15

16

17

18

19

AMENDED CLAIM SET

1. (currently amended) In a processor, an apparatus for issuing instructions, wherein said processor has a memory, a decoding unit, and an execution unit, said apparatus comprising:

a classification logic adapted for prioritizing instructions in relation to one another and sorting said instructions in a number of priority categories, wherein said instructions come from said memory and are being decoded in said decoding unit prior of reaching said classification logic, and wherein said instructions sorted in said number of priority categories by said classification logic comprise cloned instructions;

a plurality of instruction queues, wherein said queues contain said instructions in decoded form, wherein said plurality of said queues matches said number of said priority categories, and wherein each of said queues adapted to receive only one of said priority categories of said instructions from said classification logic, whereby said queues having same priority categories as said instructions, and wherein said cloned instructions and corresponding unmodified instructions from which said cloned instructions have been derived are found in different ones of said queues; and

an issue logic to dispatch said instructions for execution in said execution unit of said processor, wherein said issue logic is operably coupled to said plurality of instruction queues and is selecting from which of said queues to dispatch said instructions for execution, wherein said issue logic has been designed to be cognizant of said priority

Serial No.: 10/085,606; Docket No.: YOR920020001US1

categories of said queues.

1

	Serial No.: 10/085,606; Docket No.: YOR920020001US1 Page 4 of 9
2	said instructions is based on a conditionality of branching.
1	8. (original) The apparatus for issuing instructions of claim 1, wherein said prioritizing of
3	instructions.
2	said instructions is based on said instructions being scalar instructions or vector
1	7. (original) The apparatus for issuing instructions of claim 1, wherein said prioritizing of
1	6. (canceled)
1 .	5. (canceled)
2	instruction queues consist of two queues, a high priority queue and a low priority queue.
1	4. (original) The apparatus for issuing instructions of claim 1, wherein said plurality of
2	forms part of an out-of-order instruction issue processor architecture.
1	3. (original) The apparatus for issuing instructions of claim 1, wherein said apparatus
2 .	forms part of an in-order instruction issue processor architecture.
1	2. (original) The apparatus for issuing instructions of claim 1, wherein said apparatus

1

1

1	9. (original) The apparatus for issuing instructions of claim 1, wherein said prioritizing of
2	said instructions is based on a probability for memory miss.
1	10. (original) The apparatus for issuing instructions of claim 1, wherein said apparatus is
2	designed for prioritizing and issuing said instructions in a static manner.
1	11. (original) The apparatus for issuing instructions of claim 1, wherein said apparatus is
2	designed for prioritizing and issuing said instructions in a dynamic manner.
1	12. (original) The apparatus for issuing instructions of claim 1, wherein said apparatus
2	further comprising a predictor unit operably coupled to said classification logic, wherein
3	said predictor unit identifies performance-critical instructions.
1	13. (original) The apparatus for issuing instructions of claim 1, wherein said classification
2	logic further adapted for receiving preannotated instructions, wherein said instructions
3	have been preannotated during compilation time and said preannotations indicate said
4	priority categories.
1	14. (currently amended) In a processor, a method for issuing instructions, comprising the
2	steps of:
3	decoding instruction coming from a memory in a decoding unit and passing said
	Serial No : 10/085 506: Docket No : YOR920020001US1 Page 5 of 9

Serial No.: 10/085,606; Docket No.: YOR920020001US1

2

being executed in an out-of-order instruction issue processor architecture.

Page 6 of 9

1	17. (original) The method for issuing instructions of claim 14, wherein said step of
2	providing a plurality of instruction queues consist of providing two queues, a high priority
3	queue and a low priority queue.
1	18. (canceled)
1	19. (canceled)
1	20. (original) The method for issuing instructions of claim 14, wherein said prioritizing
2	step is performed based on said instructions being scalar instructions or vector
3	instructions.
1	21. (original) The method for issuing instructions of claim 14, wherein said prioritizing
2	step is performed based on a conditionality of branching.
1	22. (original) The method for issuing instructions of claim 14, wherein said prioritizing
2	step is performed based on a probability for memory miss.
1	23. (original) The method for issuing instructions of claim 14, wherein said prioritizing
2	and selecting steps are performed statically.
3	
	Serial No.: 10/085,606; Docket No.: YOR920020001US1 Page 7 of 9

	24. (Original) The memor for issuing instructions of claim 14, wherein said prioritizing
2	and selecting steps are performed dynamically.
l	25. (original) The method for issuing instructions of claim 14, further comprises
2	identifying performance-critical instructions with a predictor unit, wherein said predictor
3	unit is operably coupled to said classification logic.
	26. (original) The method for issuing instructions of claim 14, further comprising the step
2	of adapting said classification logic to receive preannotated instructions, wherein said
3	instructions have been preannotated during compilation time and said preannotations
ŀ	indicate said priority categories.
l	27. (original) A program storage device, readable by a machine, tangibly embodying a
2	program of instructions executable by the machine to perform method steps for issuing
3	instructions as recited in claim 14.

Serial No.: 10/085,606; Docket No.: YOR920020001US1

CLOSING STATEMENT

Applicant respectfully submits that as expressed in this amendment the claims now put forward only allowed subject matter.

Applicant submits that this application is now in condition for allowance, which action is respectfully requested.

Respectfully,

George Sai-Halasz, PhD Registration # 45,430

145 Fernwood Drive E. Greenwich, RI 02818.

401-885-8032 (Fax 401-885-1046)

E-MAIL - patents@computer.org

Cust. No.: 24299

Serial No.: 10/085,606; Docket No.: YOR920020001US1